Abstract: In this invited paper, we demonstrate that the contact interface resistance is a major bottleneck for advanced FinFET performance scaling (38% of the external resistance at 45nm gate pitch).