Abstract: High-level synthesis (HLS) is a popular method that allows designers to describe the behavior-level functionality and automatically generates efficient register-transfer level (RTL) ...

Abstract: This paper presents ternary systolic array archi-tecture for matrix multiplication for ternary neural networks and image processing algorithms in ternary logic. As part of the architecture, ...